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Abstract-A new bridgeless power factor correction circuit (PFC)
based on single ended primary inductance converter (SEPIC) is
proposed. The number of component conducted at each
subinterval mode is reduced compared to the existing topologies.
Analysis of the converter operated in discontinuous-conduction
mode (DCM) is discussed. Experimental circuit for the proposed
converter is developed with universal input voltage capability
for 50V DC output voltage connected to 100W load. The 
simulation and experimental results are presented to show the
performances of the proposed circuit.
I. INTRODUCTION
The active power factor correction (PFC) circuits are 
widely used to effectively draw the energy from the mains via
an AC to DC converter. These PFC circuits are normally
consists of full bridge diode rectifier and DC-DC converter. If
only one DC-DC converter is used, then it will be classified
as a single-stage converter while two-stage converter utilizes
two-DC-DC converter. On the other hand, some PFC circuits
are realized without the full-bridge rectifier circuit, which is 
known as the bridgeless PFC topology. D.M Mitchell has
proposed the very first bridgeless PFC topology back in 1983 
[1]. Actually, these bridgeless PFC circuit combines the 
operation of bridge rectifier and DC-DC converter into a 
single circuit.
With a simple circuit analysis, it can be identified that the
bridgeless PFC topology namely the Boost bridgeless has less
number of components conduct at each switching cycle 
compared to the conventional Boost PFC circuit. Numerous
works on bridgeless PFC have been reported which focus on
several key issues such as newly proposed topology, higher 
power factor and higher efficiency capability [2]-[7],
compared to the conventional PFC converters. Recently, a 
new bridgeless PFC circuit based on single ended primary
inductance converter (SEPIC) has been proposed [8] and the 
schematic diagram is depicted in Figure 1(a). It is reported 
that this converter offer several advantages as a PFC circuit
such as lower input current, easily implemented as isolated
converter and less electromagnetic inference (EMI).  
However, several drawbacks has been identified in this
converter such as; too many components conducted at each 
switching period, isolated gate drive circuit is required to
drive the MOSFETs and two sets of output capacitors at two
different terminals are required. On top of that it is found that 
the output load terminal is floating between the two separated
output capacitor. 
978-1-4244-5226-2/10/$26.00 ©2010 IEEE 
C2 Do2 
L2 
Rload 
S2 
L1 
Ds2 
Ds1 
S1 
C1 
VAC 
Do1 
Co1 
L3 
(a) 
L1 Cb1 Do1 
Co2 
Ds1 
Co 
Ds2 
Cb2 
L2 R 
L3 
Vg 
Do2 
S1 
S2 
(b) 
L1 Cb1 Do1 
L2 
Ds2 
Vg 
Co 
R 
S1 
(c) 
L1 
Cb2 
Co 
Do2 
L3 
R 
Ds1 
S2 
Vg 
(d) 
Fig. 1. Circuit topology for (a) bridgeless SEPIC PFC in [8], and (b) the
proposed bridgeless SEPIC operated during (c) positive and (d) negative 
half line cycle 
In this paper, a new bridgeless power factor correction
circuit (PFC) based on SEPIC is proposed. The circuit
diagram of the proposed bridgeless PFC circuit is shown in
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Figure 1(b). Interestingly, the proposed circuit is much
simpler compared to the one proposed in [8] in several 
aspects namely: (1) less number of components operated at 
each input-voltage cycle, (2) the minimum number of output
capacitor (Co) required is one, (3) driving the MOSFETs gate
terminal is simpler due to both ‘source’ terminals of the
MOSFETs are connected to a common node and last but not 
least, (4) no gate-driver circuit with isolation is required.  
As the analysis goes deeper, it is found that the circuit
analysis can be divided into two main parts which are the 
operation during positive half-line cycle and negative half-
line cycle as shown in Fig 1 (c) and (d). During positive half-
line cycle, all components will conduct except Ds1, S2, C2, 
L3 and Do2. During negative cycle, the components that will
not conduct are Ds2, S1, C1, L2 and Do1. Thus only eight
components will be conducted at each half-line cycle
compared to eleven in the bridgeless SEPIC converter 
proposed in [8]. Note that at each half line cycle of the input
voltage, the proposed converter operated more or less like a 
SEPIC DC-DC converter.
II. CIRCUIT OPERATION
In this paper, only the operation during positive half line­
(a) 
(b) 
(c) 
Fig. 2.  Equivalent circuit during (a) MODE 1(d1TS), (b) MODE 2(d2TS) and 
(c) MODE 3(d3TS). 
cycle will be discussed while the same operation can be
performed for the negative half-line cycle. The proposed
converter will operate in Discontinuous Conduction Modes
(DCM) since this type of mode offers several advantages
namely capability to operate as PFC is inherent, suitable for 
low power applications and lower component stress. As
depicted in Figure 2 and Figure 3, the circuit operation of the 
proposed converter within each switching period, TS, can be 
divided into three subinterval modes, namely MODE 1 
(d1TS), MODE 2 (d2TS) and MODE 3 (d3TS). Throughout the
circuit analysis, it is assumed that all the components are 
ideal and lossless.
In MODE 1, the equivalent circuit is shown in Figure 2(a).
As can be seen, when the upper MOSFET, S1, is turned on,
the current from the source, Vg, will flow through the input
inductor and continue to S1 and Ds2 before completing the
current path through Vg. At the same time, as shown in
Figure 3, the current through L1 increased linearly to its peak 
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Fig. 3. Waveforms within each switching period for several components. 
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value, 0.35 
vg    (1) iL1− peak = (d1TS ) 0.3 L1 
CCM/DCM where d1 is the duty cycle. On the other hand, the second 0.25 Boundary 
inductor, L2 discharged its energy linearly to Cb1 and creates 
D
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cl
e
,
 
D
1 
a current path to MOSFET S1 before returning to L2. It is 
found that the current flowing through S1 is the addition of 
the current through L1 and L2. At this point, the output 
voltage is equal to the capacitor voltage, Vo, due to output 
0.2 
0.15 CCM 
DCM 
0.1 diode, Do1 being reverse-biased. 
Figure 2(b) shows the circuit in MODE 2. Obviously at this 
mode, S1 is turned off such that no current will flow through 0.05 Pout=50W 
it, but now Do1 is forward-biased. At this point, together with 
Vg, the current through L1 falls linearly due to the process of 
discharging its current to the load through iCb1 and iDo1 and 
create the return path through Ds2. At the same time, L2 will 
also discharge its current linearly to the load through iDo1. 
Now, the current flowing through Do1 is the summation of iL1 
and iL2. Thus, the peak current for Do1 is 
Pout=20W Pout=100W Pout=200W
 
0
 
100 150 200 250 300 350 
Input Voltage, Vm 
Fig. 4.  Boundary condition for CCM and DCM operation. 
Where R is the resistive load value. On the other hand, to 
ensure DCM operation for each switching period, the 
component selection must follow this equation,   
v v
  (2) 2Ladi i i d1TS Cb1
g .    (6) +
 +
=
 =
 1 −
 >
Do1− pk L1− pk L2− pk L1 L2 1 RTS 
Since vCb1 ≈ vg , equation (2) can be further simplifies to  By using equation 5, the boundary between CCM and DCM 
operation can be visualized as dotted line shown in Figure 4. 
v
 If the converter operates above the dotted line, it will be    (3) i d1TS 
g 
=
 operating in the CCM region while operation below the Do1− pk L
 
dotted line means that it is operating in the DCM region. a 
where La = L1//L2. In addition, the peak current flowing Thus, from the figure, it is obvious that with any load 
condition, when the converter operated at certain duty cycle 
and input voltage values, it will either operate in CCM or 
DCM. In this work, a suitable duty cycle and load condition 
should be determined at first place in order to secure DCM 
operation. 
through MOSFET S1 is exactly the same with Do1 due to the 
summation of current at L1 and L2. Interestingly, the current 
stress as shown in equation (3) for the proposed circuit is 
similar with Figure 1(a). However, it should be noted that in 
Figure 1(a), the equivalent inductance, La, consist of three 
parallel inductors [8], whereas in this circuit, only two 
inductors are paralleled. In other word, the La value for the 
circuit in Figure 1(a) is smaller than La in the proposed circuit 
which will result smaller current stress in the proposed 
circuit. From Figure 3, the d2 width can be determine by 
examining the ripple current at L1 such that, 
d2 =
vg d1    (4) (vCb1 + vO − vg ) 
Finally, in MODE 3, both S1 and Do1 are turned off 
resulting only two closed current path which is at the input 
and the output side. It is assumed that at this point, the energy 
at L1 and L2 are equal while Vg is equal to VCb1. As a result, 
the input current is approximately equal to zero. However, an 
almost DC current exist at this mode and the amount of 
current at L1 and L2 are equal but on the opposite direction. 
By equating the average current of Do1 with the output 
current, iO=VO/R, the relationship between input and output 
voltage or normally known as voltage conversion ratio is,  
v RTO S    (5) M = = d1
vg 2La
 
III. RESULTS AND DISCUSSION 
The proposed circuit is designed based on the parameters 
given in TABLE I. All the parameters are selected based on 
the equations discussed in previous chapter especially 
equation (6) which will ensure the circuit operation in DCM. 
As can be seen, the proposed circuit is capable to operate with 
universal input voltage source ranging from 115 Vrms to 230 
Vrms at 100W output load condition.  
 
TABLE I 
DESIGN PARAMETERS OF THE PROPOSED CICRCUIT 
Input voltage, Vg 115-230Vrms at 50Hz 
L1 150uH 
L2 and L3 70uH 
Bulk capacitor, CB1 & CB2 1uF 
Output voltage, Vout 50V DC 
Switching frequency, fS 50kHz 
Rated output power, Po 100W 
Output capacitor, CO 1410uF 
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Using PSpice, the input voltage and current waveforms
based on simulation are presented in Figure 5 (a) & (b) for
115Vrms and 230Vrms input voltage respectively. The
current rigidly follows the input voltage which justifies the 
inherent PFC capability when operated at DCM. With the
given duty cycle, the output voltage has successfully achieved
the desired 50 VDC having a15% voltage ripple at twice the
line frequency, as shown in Figure 5(c). In Figure 5(d), the
input current is obviously operated in DCM, with three modes 
of operations. 
The experimental circuit is also developed based on the 
design parameters specified in Table 1. All the components
are selected based on its availability in the market such that
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Fig. 5.  Simulation results for (a) input voltage and input current with 
|Vg|=115Vrms, (b) input voltage and input current with |Vg|=230Vrms, (c)
output voltage and, (d) input current and gate drive signal within each 
switching period. 
its values are similar to the designed ones. Figure 6 shows the
experimental results for the proposed circuit. 
From Figure 6(a), the input current follows the voltage
waveform and is in phase with the 115 Vrms input voltage 
with power factor for this condition recorded at 0.98. The
same results can be observed for 230 Vrms input voltage in
Figure 6(b) with 0.97 power factor. It is proved that without
iL1(115Vrms)
vg(115Vrms)
(a) 
iL(230Vrms)
vg(230Vrms)
(b) 
vout=50V DC
(c) 
iL1 
vGS-S1 
(d) 
Fig. 6.  Experimental results for (a) input voltage and input current with
|Vg|=115Vrms, (b) input voltage and input current with |Vg|=230Vrms, (c)
output voltage and, (d) input current and gate drive signal within each 
switching period. 
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any current regulation, the input current is capable to be 
reshaped to sinusoidal waveform and in phase with the input 
voltage due to DCM operation. In addition, this circuit can
achieve high power factor. In Figure 6(c), the output voltage
is set at 50 VDC with 16% 100 Hz voltage ripple. . Finally, as 
depicted in Figure 6(d), the input current waveform shows the
operation in DCM with respect to the desired duty cycle value 
which is used to drive the two MOSFETs, S1 and S2. 
Figure 7(a) shows the efficiency of the proposed converter
operated at two distinctive input voltage values, 115Vrms and
230Vrms. As can be seen, the proposed converter is capable
to obtain high efficiency at light load condition, which is
above 90% efficiency for both input voltage values. It should
be noted that this efficiency is including the LC input filter. 
Without this input filter, the efficiency should be higher. On 
the power factor values as shown in Figure 7(b), the PF is
always greater than 0.9 for 115Vrms input voltage but for 
230Vrms input voltage, the converter suffer low power factor 
especially for power below 60W. The power factor values are 
measured for the filtered input current.
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Fig. 7.  (a) The efficiency and (b) power factor for the proposed converter at
115Vrms and 230Vrms input voltages. 
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IV. CONCLUSIONS 
In this paper, a new Bridgeless PFC circuit based on SEPIC 
DC-DC converter has been proposed and verified by
simulation and experimental works.  It is showed that the
proposed circuit is capable to achieve high power factor 
under universal input voltage condition. The capability to
reshape the input current is inherent when the circuit is
operated in DCM. This circuit would be most suitable to be
used as a switch mode power supply application for low 
power equipments especially those requiring high quality 
input power  
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